About the job
Key Responsibilities
Assess the Power, Performance, and Area (PPA) metrics of our designs during the chip architecture planning phase.
Conduct synthesis, perform logic equivalence checking, develop SDC and UPF, and execute static timing analysis.
Collaborate effectively with design houses to ensure optimal project outcomes.

