Clicking Apply Now takes you to AutoApply where you can tailor your resume and apply.
Experience Level
Senior
Qualifications
Required Skills and Experience:• In-depth knowledge of server architecture, specifically x86, including CPU, GPU, IPU, and AI accelerators.• Proficient in LSIO, HSIO, and DDR memory validation.• Understanding of hardware schematics, layouts, and electrical circuitry fundamentals.• Hands-on experience with laboratory tools such as oscilloscopes, logic analyzers, digital multimeters, vector network analyzers, bit error rate testers, packet generators, and thermal chambers.• Familiarity with high-speed protocols/interfaces like PCIe, USB, SPI, and I2C.• Experience in BIOS/BMC validation, including BIOS/UEFI programming and testing.• Working knowledge of Windows and Linux environments.• Automation scripting experience using Python (Perl knowledge is a plus).
About the job
Role: Senior Electrical Validation Engineer Location: Santa Clara, CA (Onsite) Full Time role: $100K
Role Overview Join our team at chabeztech as a Senior Electrical Validation Engineer! We are looking for a talented professional with extensive experience in validating server hardware, particularly on x86 platforms. This role will require you to validate and troubleshoot motherboards, server systems, and high-speed electrical interfaces through bench testing, failure analysis, automation, and collaborative efforts to ensure optimal system reliability and performance.
About Chabeztech
At chabeztech, we are committed to innovation and excellence in the tech industry. We foster a collaborative and dynamic work environment where creativity thrives and employees are empowered to grow and excel in their careers.
Full-time|On-site|Santa Clara, California, United States; Toronto, Ontario, Canada
At Tenstorrent, we are at the forefront of AI technology, setting new benchmarks in performance, usability, and cost-effectiveness. As AI transforms the computing landscape, our solutions are evolving to integrate advancements across software models, compilers, platforms, networking, and semiconductors. Our talented team has crafted a high-performance RISC-V…
Join the innovative team at d-Matrix, where we are dedicated to harnessing the power of generative AI to revolutionize technology. We are pioneers in software and hardware advancements, constantly pushing the envelope of what is feasible. Our workplace is built on a foundation of respect and collaboration.We value humility and prioritize open communication. Our inclusive team thrives on diverse perspectives, leading to superior solutions. If you're passionate about overcoming challenges and driven by results, we invite you to explore your playground with us. Together, let's unlock the endless possibilities of AI.Location: This role requires you to work onsite at our Santa Clara, CA headquarters three days a week.What You Will Do:Prepare for an exciting adventure as you engage in the bring-up, validation, and debugging of a revolutionary interference accelerator chip/chiplets! Anticipate the following responsibilities:· Lead the bring-up, validation, and debugging of cutting-edge interference accelerator chiplets, including the validation of high-speed serial protocols such as PCIe Gen5, high-speed memory interfaces like LPDDR5, and die-to-die chiplet interconnect blocks.· Innovate and implement:** Collaborate with your energetic team to develop and execute detailed test bring-up and validation plans, alongside automating randomization of software/firmware kernel functions and logging instrumentation with self-checking post processors.· Create impactful test scripts:** Design test scripts and embedded firmware functions for host systems to validate critical aspects of our high-speed interfaces, including PCIe, LPDDR, and D2D, expanding the frontiers of technology.· Equip your environment:** Work with your team to procure state-of-the-art lab equipment, ensuring you have the necessary tools for success.· Collaborate effectively:** Partner closely with hardware, software, and operations teams to tackle exciting challenges such as ATE tests and hardware/software debugging, nurturing a culture of teamwork and innovation.
Full-time|On-site|Santa Clara, California, United States
At Tenstorrent, we're pioneering the future of AI technology, setting new standards for performance, user-friendliness, and cost-effectiveness. In an era where AI is reshaping the computing landscape, our solutions are designed to harmonize advancements in software models, compilers, platforms, networking, and semiconductors. Our talented and diverse team has successfully crafted a high-performance RISC-V CPU from the ground up, united by a shared enthusiasm for AI and a commitment to creating the best AI platform possible. We embrace collaboration, curiosity, and a determination to tackle challenging problems. Join us as we expand our team and seek contributors at all levels of experience.We are currently looking for a Silicon Validation Engineer to join our team, focusing on the development of innovative die-to-die chiplet PHY IP solutions that will drive the next generation of AI computing. This role places you at the cutting edge of deep sub-micron technologies, where you'll collaborate with circuit architects and cross-functional teams to redefine the limits of analog/mixed-signal design.This position is onsite in Santa Clara, CA.We welcome applicants across a spectrum of experience levels. During the interview process, we will assess candidates to determine the most fitting level, and offers will be made accordingly, potentially differing from the level stated in this posting.
Full-time|Hybrid|Santa Clara, California, United States; Toronto, Ontario, Canada
At Tenstorrent, we are at the forefront of AI technology, transforming performance standards, usability, and cost-effectiveness. With AI reshaping the computing landscape, our solutions are designed to integrate advancements across software models, compilers, platforms, networking, and semiconductors. Our talented team of engineers has crafted a high-performance RISC-V CPU from the ground up, united by a passion for AI and an unwavering commitment to building the ultimate AI platform. We embrace collaboration, curiosity, and the challenge of tackling complex problems. As our team expands, we are seeking contributors at all levels of experience.This position is pivotal, situated at the crossroads of embedded systems, silicon validation, and advanced networking. You will engage with leading-edge IP from top vendors and internal designs, validating these IPs in silicon, and developing a robust validation infrastructure that guarantees performance, interoperability, and reliability at scale.This is a hybrid role based in Toronto, Canada, Vancouver, Canada, Santa Clara, California, or Austin, Texas.We encourage candidates across various experience levels to apply. During the interview process, applicants will be evaluated for the appropriate level, and offers will correspond to that level, which may differ from what is stated here.
At DiffLogic, we are pioneering advancements in artificial intelligence with a bold objective: to revolutionize matrix multiplication. Instead of merely running models on chips, we create chips that embody the models themselves. For us, tape-out is not just a milestone—it's the product itself. We embrace rapid iteration, frequently tape out, and ensure that each new production yields smarter silicon than its predecessor.We are seeking outstanding physical design flow engineers to assume complete responsibility for the RTL-to-GDSII pipeline. This includes synthesis, place & route (P&R), power and timing analysis, signoff (DRC/LVS, etc.), and negotiating foundry waivers and handoffs. If you have a track record of successful tape-outs, can effectively close timing independently, and are proficient in Synopsys and Cadence tools, we want to hear from you. Here, you will have the opportunity to ship more silicon in two years than most engineers do in a decade. If you are passionate about fully automated flows and aspire to scale to over 100mm² per month, apply today!
About the Role NVIDIA Corporation is hiring a Windows Driver Validation Engineer for its Santa Clara, CA office. This onsite role plays a key part in validating systems and GPUs, with a focus on GeForce and other consumer graphics products. What You Will Do Set up and configure Windows-based PC systems for validation tasks. Carry out thorough system-level and GPU validation, working directly with operating systems, drivers, and hardware. Troubleshoot issues to pinpoint root causes, whether related to system setup, drivers, OS, or hardware components. Location This position is based onsite in Santa Clara, CA.
Sustainable Talent is excited to collaborate with Nvidia, a renowned pioneer in computer graphics and accelerated computing with over 25 years of innovation. We are seeking a dedicated Validation Engineer to join our client’s team on-site in Santa Clara, CA.This full-time (W-2) contract role spans 6 months, offering competitive compensation ranging from $50/hr to $80/hr, commensurate with experience, education, and location. We also provide comprehensive benefits, paid time off, and a vibrant company culture!As a Validation Engineer, your primary responsibilities will include testing and analyzing issues across internal and OEM Windows platform configurations. You'll play a critical role in ensuring CI/CD quality, Windows driver compliance, OEM readiness (HLK/WHQL where applicable), and release readiness across system-level builds.
Join Our Innovative Team: At nEye.ai, we are not just another startup; we are pioneers in optical switch technology, set to transform the data center landscape. Our cutting-edge MEMS-based silicon photonics optical circuit switches (OCS) are designed to tackle critical bottlenecks in AI processing by facilitating direct optical interconnections among an extensive network of GPUs and memory units. The SuperSwitch, our flagship product, stands out with its ultra-low power consumption and high radix compact chip-scale design, delivering superior performance, efficiency, and scalability for hyperscale data centers. Position Overview: We are currently seeking a talented and detail-oriented Photonics Systems Test Engineer to spearhead the testing and characterization of our silicon photonics systems. This role is crucial for maintaining the highest quality and performance standards for our OCS product. You will apply your hands-on expertise in various optical metrics and measurement techniques while utilizing advanced testing equipment. Your responsibilities will include not only executing tests but also designing innovative testing methodologies, evaluating testing equipment, and driving test automation initiatives.
Full-time|$175K/yr - $263K/yr|On-site|Santa Clara, California
Join a groundbreaking team at Pure Storage, where we are innovating the data storage landscape. Here, you will harness your creativity and expertise to drive transformative changes in the tech industry.Be part of a mission that leads to remarkable advancements and endless opportunities. If you are eager to make a difference, we invite you to apply.THE ROLEAs a pivotal member of Pure's Datastore team, you will take charge of high-speed signal integrity analysis, simulation, and measurement for enterprise SSD platforms, ensuring that our solutions are not only cutting-edge but also reliable and effective.WHAT YOU'LL DOLead the signal integrity analysis for SSD hardware, from conceptual architecture to production.Drive board-level signal integrity decisions, focusing on PCB material selection, via structures, loss tradeoffs, stackup definition, and channel optimization.Conduct signal integrity simulations, including Insertion loss (IL), return loss (RL), crosstalk, and TDR/impedance profiles.Oversee TDR and S-parameter measurements, including setup, calibration, and de-embedding.Execute 3D-EM extraction and simulation for vias, connectors, and complex channel structures.Correlate simulation results with laboratory measurements to refine models and design assumptions.Utilize and customize IBIS and IBIS-AMI models for PCIe, NAND, and DDR channel analysis.Perform high-speed signal eye diagram analysis and margin assessments.Assist in debugging activities where signal integrity is a factor.Collaborate with cross-functional teams, including PCB design, system, firmware, mechanical, and testing, to ensure robust signal integrity solutions.Document signal integrity design guidelines and best practices to facilitate scalable and repeatable designs.Provide technical leadership and mentorship to junior engineers.This role is primarily in-office, based in Santa Clara, California, in accordance with Pure’s policies, except during PTO or approved leave.
Join d-Matrix, where we are dedicated to leveraging the power of generative AI to revolutionize technology. We are pioneering in both software and hardware innovation, constantly expanding the limits of what is achievable. Our workplace culture emphasizes respect and collaboration.We greatly value humility and encourage open communication. Our team is diverse and inclusive, where varied perspectives contribute to superior solutions. We seek individuals who are passionate about overcoming challenges and are motivated by results. Are you ready to discover your potential? Together, we can explore the vast possibilities of AI.Location:This position is hybrid, requiring onsite work at our headquarters in Santa Clara, CA for three days each week.Role Overview: Senior Staff Design Verification EngineerKey Responsibilities:We aim to build a company culture that withstands the tests of time. This role presents a unique opportunity for you to express your creativity and emerge as a leader in an industry poised to make a global impact. We are committed to fostering a culture of transparency, inclusiveness, and intellectual honesty, ensuring that all team members continuously learn and enjoy the journey. You will work on pioneering our industry’s first highly programmable in-memory computing architecture, applicable across a wide range of applications from cloud to edge. Collaborate with a highly experienced team dedicated to building a successful business.Qualifications:Minimum qualifications include:A Bachelor's degree in Electrical Engineering, Computer Science, or a related field with 12+ years of industry experience, or a Master's degree in Electrical Engineering, Computer Science, or a related field with 7+ years of experience.Proven experience throughout the SoC verification cycle from architecture to tape-out and bring-up.Strong understanding of verification methodologies such as UVM/OVM.Hands-on experience with ASIC-SoC design verification testing and debugging.Proficiency in SystemVerilog randomization constraints, coverage, and assertion methodologies.Excellent problem-solving skills and a fervent enthusiasm for tackling challenges, particularly within the AI domain.Extensive experience with SystemVerilog and verification methodologies (UVM/OVM/VMM).
We are seeking a dedicated System Validation Engineer to join our dynamic team at Procom Services. In this role, you will take charge of system-level validation for new devices and their associated applications.Engage with product requirements to ensure thorough understanding.Develop comprehensive test plans and scripts utilizing structured tools and utilities.Execute test cases with meticulous traceability on a per-release basis.Research and implement innovative techniques, frameworks, and utilities to enhance validation processes.Contribute to defining and enforcing validation standards and industry best practices.Collaborate with cross-functional teams to gain insights into product requirements, features, and functionalities.
About Us: nEye.ai is an innovative startup specializing in optical switch technology, committed to transforming the landscape of data centers. Through our advanced MEMS-based silicon photonics optical circuit switches (OCS), we effectively eliminate critical bottlenecks in AI processing, facilitating direct optical connections between thousands of GPUs and memory units. Our flagship product, the SuperSwitch, boasts ultra-low power consumption and high radix compact chip-scale design, significantly enhancing performance, efficiency, and scalability for hyperscale data centers. Job Overview: We are in search of a Principal Silicon Photonics Layout Engineer who will take charge of our design and tapeout processes for complex Photonic Integrated Circuits (PICs) using a code-based, functional layout approach. In this pivotal role, you will architect and sustain a robust script-based library of parametric components. You will effectively bridge the realms of optical physics and software engineering, ensuring that layouts are not only highly reproducible but also optimized for high-yield, production-scale fabrication. This position is particularly suited for candidates who view layout as a software engineering challenge and excel in a programmatic, automation-focused environment.
Sustainable Talent is excited to collaborate with Nvidia, a global leader in transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. We are seeking a dedicated Windows System Validation Engineer to join our client’s team on-site in Santa Clara, CA.This position is a full-time (W-2) 6-month contract role, offering competitive compensation ranging from $50/hr to $80/hr, depending on various factors such as experience and education. Enjoy comprehensive benefits, paid time off, and a vibrant company culture!Your responsibilities will include testing and analyzing issues across internal and OEM Windows platform configurations, ensuring CI/CD quality, Windows driver compliance, OEM readiness (HLK/WHQL where applicable), and release readiness across system-level builds.
Join our dynamic team at Arista Networks as a Senior Signal Integrity and Power Integrity Engineer. In this pivotal role, you will leverage your expertise to ensure the integrity of signal and power within complex electronic systems. You will work closely with cross-functional teams, contributing to the design and validation of high-performance networking solutions.
About the Role NVIDIA Corporation is hiring a Windows Driver Validation Engineer for a full-time, onsite contract in Santa Clara, CA. This 6-month W-2 position focuses on ensuring the quality and compliance of Windows drivers across a variety of hardware and software configurations. Key Responsibilities Test and analyze Windows driver issues on internal and OEM platform setups Validate continuous integration and delivery (CI/CD) quality standards Check Windows driver compliance and OEM readiness, including HLK/WHQL where required Assess release readiness for system-level builds Contract Details and Compensation Full-time, onsite role in Santa Clara, CA 6-month contract (W-2) Pay range: $50/hr to $80/hr, depending on experience, education, and location Includes benefits, paid time off, and participation in company culture
Role: Senior Electrical Validation EngineerLocation: Santa Clara, CA (Onsite)Full Time role: $100K Role OverviewJoin our team at chabeztech as a Senior Electrical Validation Engineer! We are looking for a talented professional with extensive experience in validating server hardware, particularly on x86 platforms. This role will require you to validate and troubleshoot motherboards, server systems, and high-speed electrical interfaces through bench testing, failure analysis, automation, and collaborative efforts to ensure optimal system reliability and performance.
About Us At nEye.ai, we are an innovative optical switch startup with substantial funding, dedicated to transforming the future landscape of data centers. Our cutting-edge MEMS-based silicon photonics optical circuit switches (OCS) are engineered to eliminate vital bottlenecks in AI processing, facilitating direct optical connections among thousands of GPUs and memory units. Our OCS features ultra-low power consumption, high radix, and a compact chip-scale design, delivering enhanced performance, efficiency, and scalability for hyperscale data centers. Job Overview In the role of Senior Silicon Photonics Designer at nEye.ai, you will spearhead the development of intricate photonic devices and systems-on-chip, overseeing the entire process from design to fabrication, testing, and analysis. You will engage actively in strategic company meetings, particularly focusing on our chip manufacturing technology strategies. This position is ideal for individuals who excel in a dynamic environment, can juggle multiple projects concurrently, and possess a fervor for problem-solving and continuous learning.
Join nEye.ai, an innovative and well-funded startup dedicated to transforming data centers through cutting-edge optical switch technology. Our MEMS-based silicon photonics optical circuit switches (OCS) address critical bottlenecks in AI processing by facilitating direct optical connections among thousands of GPUs and memory units. Our flagship product, the SuperSwitch, features an ultra-low power consumption, high radix, compact chip-scale design that significantly enhances performance, efficiency, and scalability for hyperscale data centers. Job Overview As a Senior MEMS Design Engineer at nEye.ai, you will play a key role in the design, simulation, and optimization of MEMS devices integral to our optical circuit switches. This position requires a blend of technical expertise and collaboration with cross-functional teams, including Silicon Photonics, Mechanical, and Process Engineers, to ensure that our MEMS structures are high-performing, robust, and reliable for mass production. Your proficiency in multi-physics modeling will be essential for optimizing our designs and addressing complex engineering challenges.
Join Arista Networks as a Senior Optical Signal Integrity and Power Integrity (SI/PI) Engineer in our Santa Clara office. In this pivotal role, you will leverage your expertise to enhance the integrity of optical signals and power delivery systems in cutting-edge data center solutions. Collaborate with a team of talented engineers to design, analyze, and optimize high-performance optical systems.
Join d-Matrix, where we are dedicated to unlocking the transformative power of generative AI. As pioneers in both software and hardware innovation, we challenge the limits of technology. Our collaborative culture fosters respect and teamwork, ensuring diverse perspectives lead to superior solutions.We believe in humility and prioritize open communication. If you are passionate about overcoming challenges and driven by results, your playground awaits! Together, we can redefine the future of AI.Location:Hybrid model, with three days a week onsite at our headquarters in Santa Clara, CA.Role Overview: Staff Analog Design EngineerResponsibilities:Engage in analog-mixed signal integrated circuit design utilizing leading-edge tools such as Cadence and Synopsys. Your contributions will include designing cutting-edge in-memory compute engines for AI accelerators and developing Die-Die serial interfaces for scalability.Your scope of work will encompass schematic circuit design, system-level performance analysis, crafting test benches for simulations, and guiding layout engineers on deep sub-micron process nodes (7nm and below). You will also optimize design and layout for low power performance, conduct six-sigma Monte-Carlo yield analysis, and make independent layout adjustments as necessary.Collaborate with backend engineers on design/layout integration.Provide circuit models for backend verification.Participate in testboard design for silicon bring-up and bench debugging or characterization.Develop scripts for silicon bring-up and testing features.
